Abstract-Given a set of memory array faults the problem of computing a compact March test that detects all specified memory array faults is addressed. In this paper, we propose a novel approach in which every memory array fault is modeled by a set of primitive memory faults. A primitive March test is defined for each primitive memory fault. We show that March tests that detect the specified memory array faults are composed of primitive March tests. A method to compact the March tests for the specified memory array faults is described. A set of examples to illustrate the approach is presented. Experimental results demonstrate the productivity gained using the proposed framework.
I. INTRODUCTION

D
IGITAL systems are composed of data paths, control paths and memories. The low cost of memory and high memory demand of high-speed digital signal processing (DSP) circuits and general microprocessors have made the memory subsystem an important focus of the design. Defects in memory arrays are due to shorts and opens in memory cells, address decoder, and read/write logic. These defects can be modeled as stuck-at fault (SAF), transition fault (TF), stuck open faults (SOF), coupling fault (CF) and neighborhood pattern sensitive fault (NPSF) in the memory cells [1] . Coupling faults can be divided into idempotent , inversion memory array faults [2] . Formal definitions of these memory faults appear in Appendix A. Unfortunately, memory arrays are more likely to fail than random logic, therefore, they should be tested effectively and efficiently. Three classes of test algorithms: 1) deterministic [3] ; 2) pseudorandom [4] ; and 3) pseudoexhaustive [5] test sets have been proposed for detection of the described memory array faults (MAFs). The most popular and widely accepted deterministic test algorithm is the March test. A March test is a finite sequence of March elements applied to each memory cell in the memory array in either ascending or descending order before proceeding to the next memory cell [6] . March tests are popular because of their K. Zarrineh is with the Sun Microelectronics, Chelmsford, MA 01824 USA (e-mail: zarrineh@east.sun.com).
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low temporal complexity, regular structures, and their ability to detect different MAFs. Memory array defects depend on the design, layout, type, target technology, and fabrication process of the memory arrays. Precomputed test algorithms, e.g., March C- [3] , detect only a set of predefined MAFs that might not exactly represent the defects in the memory under test. To overcome this problem, for each type of memory arrays, new fault models that represent realistic defects are defined [7] and a custom memory test algorithm is generated for the new fault model. Manual generation of March tests for MAFs is cumbersome, time consuming and requires expertise. This results in longer design cycle and higher cost per chip. In order to eliminate this bottleneck and reduce the time-to-market it is essential to automate the task of March test generation.
Previous research on automatic generation of March tests [8] exhaustively searches through a search tree which results in a high runtime for a large search tree. In our proposed method, we limit the search to only the parts of the search tree where a solution exists (we call this a solution space or tree) and, therefore, a solution will be found much faster and more efficiently. The novel features of our approach and the details on how it eliminates the drawbacks of existing methods are discussed in this paper. After describing the basic model of memory array faults and the previous work on March tests in Sections II and III, respectively, we give an overview of the methodology and a high level flow of the proposed framework in Section IV. Sections V and VI demonstrate the generation of intermediate sequences needed for March test generation. The procedure is illustrated with the help of examples. Section VII describes the automatic generation of March tests and its compaction. Experimental results and comparison with previous work appears in Section VIII. A discussion of the advantages of the proposed technique and conclusions appear in Section IX.
II. PRIMITIVE MEMORY FAULTS (PMFS)
A MAF is called primitive memory fault (PMF) if and only if it is excited by a single write or read operation. For example, PMF denoted by means that the state of the faulty cell is stuck at logic value zero. A multiple cell PMF denoted by means that an up transition on cell will force the value of cell to logic value one.
The multiple cell PMFs could be symmetric and therefore could be simplified to to cover both and cases. Although this generalization might speedup the process it might TABLE I  A SET OF PRIMITIVE MEMORY FAULTS   TABLE II  A MODEL OF GOOD MEMORY ARRAY reduce the capability of the method to allow the full representation of the memory faults in different technologies. For example, suppose in a new technology or memory design the multiple cell faults are unidirectional rather than bidirectional. This would result in redundant operations in the generated March test algorithm. As a result, we specify each case of multiple cell faults independently. Some possible PMFs are illustrated in Table I . The five columns in Table I are defined as follows. Column 1 represents the name of the PMFs, column 2 shows their notation, column 3 is the necessary binary transitions to excite the PMFs, column 4 shows the necessary read operations to observe the MAF and column 5 is a brief description of PMFs and their notations.
III. PREVIOUS WORK
The algorithm presented in [8] models good and faulty memory cell arrays using a Mealy automaton. A deterministic Mealy automaton is a quintuple where: no. of memory cells, is the set of all legal states of the memory array; is the set of input alphabet , where and refer to read and write from/to cell is the output alphabet such that where and -denote undefined value and invalid operation respectively; transition function is and is the output function. The state transition and output of a 2-bit good memory array are shown in Table II . The first column represents the present state of the memory. Columns 2 through 9 represent the Next State/Output of the Mealy automaton which can be expressed as:
. The transition matrix for a PMF is illustrated in Table III . The necessary memory operations to excite the fault effects are extracted from the transition table for the good and the faulty machine. This is done by selecting the transitions that result in an erroneous entry in the transition table. To observe the fault effect the erroneous bit is read. The transition from state 00 to 10 creates an up transition in cell and sets cell to 1 in a faulty memory cell. Therefore, the erroneous entry in Table III is instead of . To observe the erroneous entry an operation is performed. Thus, the condition for this fault is specified as . Similarly for the fault where the components of the faults are:
; and , Tables II and IV are used. Note that each component may consist of one or more PMFs. For each component the required transitions can be expressed as a disjunction of several transitions.
The required transitions corresponding to the four components of are summarized as follows:
Once the constraints on the transitions to detect the target MAFs are extracted, automatic generation of March tests can be performed. The algorithm presented in [8] uses a transition tree for automatic generation of March tests. A path from root to leaf defines a test, for a given set of MAFs, if it satisfies the constraints on the required transitions for all MAFs. The transition tree is unbounded and can expand forever. In order to bound the size of the tree, an upper bound MaxLev on the number of nodes in a path is used. Paths with MaxLev number of nodes are terminated. If they do not contain the necessary transitions they are marked as aborted. The shortest path that satisfies the constraints on the transitions is selected and translated to a March test.
The main drawback of the algorithm presented in [8] is that the MaxLev variable is chosen arbitrarily and a series of iterations might be necessary to find a solution. The actual value of MaxLev for a given memory fault might be small, however, arriving at this value might require trial and error. This is inefficient and time consuming. This method causes another problem when searching for a test for an undetectable MAF, e.g., a linked fault # . The MaxLev variable is increased each time a solution is not found. This process continues indefinitely. In addition, the method presented in [8] performs an exhaustive search to find the shortest path (shortest March test) on the transition tree. As the size of the transition tree increases, this method becomes more and more inefficient.
IV. OVERVIEW OF THE PROPOSED METHODOLOGY
We begin this section by first defining a few terminologies. A set of transitions that starts from a zero/one initial state and excites a target PMF is called a basic transition sequence. Each PMF has a basic transition sequence as shown in Table I . Not all basic transition sequences start from an initial state and make the PMF effect observable. Therefore, a series of transitions might be necessary to start from an initial state and setup the state of the memory where a basic transition sequence can be applied. Application of a set of transitions after basic transition sequence might also be necessary to make the fault effect observable. These transitions, excluding the basic transition sequence, are called a forcing transition sequence. For example, the primitive memory fault PMF is excited by changing the state of cell to logic value 1 traversing the address space of the memory at any order and the basic transition is . By reading the state of cell the fault is detected and therefore no forcing transition is necessary. For PMF , the basic transition excites the fault and is the basic transition. A forcing sequence is necessary prior to the basic transition if the address space of the memory is traversed in a down address order.
A complete primitive sequence (CPS) consists of a basic transition sequence, a forcing transition sequence (if applicable) and should be: 1) March test compatible and 2) irredundant. The first constraint ensures that all necessary transitions are performed on one cell before proceeding to the next. The transitions start from lowest (highest) order cell and each transition changes the value of only one cell until either the highest (lowest) order cell has been processed or the fault effect is observable. We call the order of these transitions up (down) transition orders respectively. An irredundant CPS is a set of transitions that is not a superset of any other CPS with the same initial state and transition order. From any initial state there are at most two (up and down transition orders) irredundant CPSs. These two constraints reduce the number of possible CPSs to a small and bounded set.
In our method, we use a hierarchical paradigm to describe memory array faults (MAFs). Each MAF is modeled by a set of PMFs while the PMFs are the atomic-level memory faults and cannot be further decomposed. These MAFs can be used to describe higher level MAFs. For example, suppose the behavior of a memory fault called MF is described by two intermediate MAFs-MF and MF . The MF contains PMF PMF and the behavior of MF is described by PMF PMF . These MAFs are expanded and any redundant PMFs are removed from the fault list through a compaction algorithm.
The CPSs of the PMF components of the compacted MAF are combined to create a complete MAF sequence (CMS) which contains the basic and forcing transition sequences necessary to excite and observe the target MAF. Similarly, the generated CMSs of MAF components of a higher level MAF could be merged together (recursively if necessary) to ultimately form a complete sequence for the top level MAF. Fig. 1 illustrates the relationship of different sequences used in the proposed approach. In addition, the computed CPSs are first translated into a primitive March test (PMT). Then, these PMTs are used to compute all possible March tests for the defined MAF. Based on a set of user parameters, e.g., symmetry, number of operations etc., a computation method is used to compute the compact March test for the described MAF. Fig. 2 summarizes these steps in the form of a high-level flow diagram.
V. COMPUTING CPSS
In this section, first we describe the method used to compute the complete primitive sequences. Then, we provide an example to further demonstrate the application of the described method.
A. The Principle
In order to compute CPSs for unlinked single and multiple cell PMFs, first their basic transition sequences and good/faulty transition matrices are defined. Then, by considering the basic transition sequence and the defined transition matrices for the target PMF, all forcing transition sequences are computed. Each CPS starting from zero/one initial state are computed using up/down transition orders. For single cell PMFs, four CPSs are computed for a 2-bit and larger memory arrays. For multiple cell PMFs, at most four CPSs can be computed since some of the transitions mask the effect of the fault and are excluded from the computation.
B. Illustration of the Principle by an Example
Suppose all CPSs for PMF need to be computed. The basic transition sequence for PMF is extracted from Table I . The good and faulty matrices of PMF are described in Tables II and III , respectively. For zero initial state, considering up transition order, the basic transition sequence starts from the initial state and results in a memory state where the fault effect is observable. Therefore, no forcing transitions prior to or after to the basic transition sequence is necessary and the transition is a CPS. For down transition order, the forcing transition sequence prior to the basic transition sequence is necessary to excite the fault. This transition changes the state of the coupling cell after the coupled cell, therefore, a forcing transition sequence after the basic transition sequence is necessary for observing the fault effect. From initial one state for up-transition order, a forcing transition sequence is necessary prior to the basic transition sequence . However, the computed CPS violates both of the March test constraints for CPS and, therefore, is discarded. For down transition order, forcing transition sequence and before and after the basic transition sequence make the fault excited and its effect observable. The computed CPSs for target fault PMF are summarized as follows:
CPS PMF CPS PMF CPS PMF
CPSs for the PMFs described in Table I are computed using the method described above and are summarized in Table V . The first column presents the symbolic name of PMFs. The second and third columns denote the computed CPSs for cell to be the coupling (coupled) and cell to be the coupled (coupling) denoted by .
VI. COMPUTING COMPLETE MAF SEQUENCES
To allow full description of the MAFs in terms of PMFs, we use a hierarchical description paradigm where each MAF is described in terms of a set of lower level MAFs and PMFs are the lowest level MAFs as noted in Section IV.
For example, we have two MAFs MF and MF . As was described in an earlier example, MF consists of two lower level, MF and MF , MAFs. These lower level MAFs are described in terms of two pairs of PMFs (PMF or PMF ) and (PMF or PMF ), respectively. MF contains PMF and PMF . Operators AND and OR are used to describe the relation of the MAFs. The AND operator between two PMFs indicates that detection of both PMFs is a necessary condition for detection of the MAF and the OR operator indicates that detection of only one PMF is sufficient. These operators can also be extended to higher level MAFs. By using Observation 2, a March test for a given MAF is constructed. There could be more than one possible March test for a given MAF. This degree of freedom comes from multiple possible complete sequences that are translated to a March test for each EMF. All of these March tests detect a given MAF, however, our objective is to find the compact March test sequence for a given MAF and not all combinations of PMTs result in a compact March test. The source of subcompact solutions is due to: 1) redundant PMTs (more than one PMTs detect the same PMF) and 2) redundant operations between PMTs. Redundant PMTs are eliminated by carefully processing the CMSs and a PMT compaction algorithm eliminates any redundancy between PMTs.
Our proposed approach consists of: 1) redundancy removal in the CMSs; 2) generation of primitive March tests; and 3) March test compaction. In this section each component of the proposed framework is described in detail.
A. Redundancy Removal in the Complete MAF Sequences
Redundant CPSs and transition(s) between them in a CMS result in redundant PMT and PMT operations, respectively. To eliminate redundant PMTs, all but the first identical CPSs are eliminated from a primitive MAF sequence. Two CPSs are called compatible if they start from the same initial state, and one is a subset of the other. For two compatible CPSs, the node in the superset CPS that corresponds to the last node in the subset CPS is marked with an asterisk. The subset CPSs are discarded from the CMS.
For example, consider MAF MF AND MF . The CMS for were computed and summarized in Table VIII . By processing the CPSs of each CMS entry in Table VIII , we find compatible CPSs in and . From Table VIII, . Two CPSs, and , are compatible and is a superset of . The second node of is marked with an asterisk and is discarded. Therefore, is presented as . Similar procedure is used for and the final results are shown in Table IX .
B. Generation of Primitive March Tests
A primitive March test is defined as where:
is the initialization sequence and consists of don't care, zero-state, and one-state initialization sequences respectively; refers to the address order and consist of up/down, up and down address orders, respectively;
, where and refer to read and write from/to cell , which are methods to observe the value of a memory cell and/or create a transition on a memory cell. The variable indicates that each PMT can have at most two address orders, each contains one or more operations.
PMT for a PMF is constructed by translating and determining each component of the PMT from the components of the corresponding CPS. The initial sequence is determined based on the values of the memory cells before the first transition in the CPS. The up and down address orders correspond directly to up and down transition orders. The up/down address orders are used for single observation operations or merging two basic transition sequences that are identical except for the transition orders. The basic operations are from the transitions in the CPS.
For example, suppose CPS is a CPS for and it needs to be translated to a March sequence. The CPS starts from zero initial state and has a down transition order. Therefore, we start with symbols . From the transition matrix presented in Table II , and operations excite the fault and observe its fault effect on cell . The March sequence to excite MAF can be presented as: . The position of the observation operation is determined from the characteristics of the PMF as well as the state of the memory in the CPS where the fault effect is observable. An asterisk on a node of a CPS indicates that a CPS can be created from the root node to the node with the asterisk and another CPS is formed from the root until the end of the CPS. An additional observation operation might be necessary based on the characteristics of the CPS and its PMF. For single cell MAFs, an operation to excite the fault on a cell has to be applied prior to observation operation on that cell. From Table II , we see that the content of a memory cell can be observed by using a read operation. Since the expected value of cell is 1, operation is added after the operation in the March sequence forming two possible primitive March tests: and for the fault . If cell has to be observed immediately after being excited, the second PMT will not be a PMT for fault . To show the imposed constraints and explore the degrees of freedom that might exist during compaction two symbols and are introduced. The first symbol denotes that the operations bounded by can not be broken off and carried to the next set of compatible address order. Symbol refers to the set of operations that can For multiple cell MAFs, two cases can arise when applying the fault excitation operation: 1) coupling cell is operated on prior to coupled cell and 2) coupled cell is operated on prior to coupling cell. In the first case, the observation operation is placed prior to any excitation operation such that the coupling cell is operated on prior to observation operation on the coupled cell. For the second case, the excitation operation has to be performed on all memory cells and then a new group of operations with a new address order is created for the observation operation. If the observation operation does not excite any fault and is grouped with any excitation operation, address order is used.
For example, suppose we want to translate the CPS CPS . From the CPS, zero initial sequence, and address order are determined. Fault description indicates that memory cell is the coupling and cell is the coupled cell. Operations to excite the fault and to observe the fault effect are extracted from Table II in addition to fault description. Since the address of coupling cell coupled cell the operation must be applied prior to the operation. The necessary symbols are place on operation to preserve the constraints on its position in the PMT. The final PMT is To translate the CPS which illustrates the second case of multiple cell PMFs, first zero initial sequence and address order are determined from the CPS. Then, two consecutive write operations and are necessary to excite the fault. Since the coupled cell is excited prior to coupling cell the excitation operations should be applied to all of the memory cells prior to the application of the observation operation. Therefore, March sequence excites the fault and application of the operation in the address order group observes the fault effect. The final PMT is shown as follows:
All CPSs of single PMFs described in Table V are translated to PMTs using the described method and are illustrated in Table X . The first and second columns in Table X present the symbolic name of the PMT and a symbolic description of PMFs. The third column denotes the description of the PMT for different configurations of the target PMF.
Linked MAFs with and without the same fault effects are processed similar to single MAFs since the computed CPSs that The compacted CMSs for the MAF described in Table IX are translated to a MTT as shown in Table XI .
C. March Test Compaction
Although our PMT selection algorithm eliminates redundant PMTs, redundancy between adjacent compatible PMTs should be determined and eliminated. If other constraints are not specified, the order of PMTs in the computed March test may be changed. This degree of freedom can be used to identify the most compatible PMT pairs and place them adjacent to each other in order to eliminate as much redundant operations as possible. In order to identify compatible PMTs first compatibility of PMTs has to be defined.
Definition 1: Two primitive March tests (PMTs) are said to be compatible if they have at least one operation that can be shared.
Definition 2: Two March operations are said to be compatible if they: 1) have compatible initializations; 2) are the same operation type with the same value; and 3) have compatible address orders. Table XII is the name of PMT, the second column demonstrates the compacted PMT, the third column is the proposition used for compaction and the last column shows the number of operations in the compacted PMT.
Once the best order of PMTs in all computed March tests is determined and the compaction procedure has eliminated any redundancy from the March tests, the March test with smallest number of operations is selected as a compact March test sequence. From Table XII , we see that March tests and all have the lowest number of operations. If test time had been specified such that the number of operations was limited to three, then the number of possible solutions was less than what has been computed.
D. Completeness of the Algorithm
To prove that the algorithm is complete we should prove that the solution space is complete and no information is lost during the compaction of the PMTs.
In previous sections, it was shown that the complete primitive sequences could be computed by examining all basic and forcing sequences and only removing the redundant as well as illegal sequences. The complete MAF sequences are generated directly from the complete primitive sequences and compacting the solution space (all generated complete MAF sequences) by removing redundant sequences. This solution space is transformed to a set of PMTs. A set of symbols are used to ensure that no information is lost during the process of transformation of the complete primitive sequences of each complete MAF sequence to their corresponding PMTs.
The position of each PMT in the computed March test is independent of the position of other PMTs. All possible positions of each PMT in a March test should be examined to ensure completeness of the computed solutions and the adjacent PMTs are merged together. For example, suppose a memory fault consists of eight PMFs and each PMF has three complete primitive sequences. A total of 3 complete MAF sequences are generated. By changing the position of CTSs in a complete MAF sequence, a total of 8! different complete MAF sequences are generated. Consideration of all possible combinations of PMTs could introduce redundant complete MAF sequences in the solution space. The redundant complete MAF sequences are removed and therefore the size of solution space is reduced from the worst case 8!.
Three possible compaction configurations of PMTs could exist as was described in the previous section. Among these three cases, the isomorphic case is of interest while the homomorphic case and noncompatible case are excluded from the remainder of this discussion since there is only one method to compact these two cases. In the case of isomorphic, all unique compaction configurations are computed and considered. Two adjacent isomorphic PMTs could have one or more operations that could be shared. Assuming that on average every two adjacent PMTs could be merged together in two different methods, the solution space is enlarged by a factor of two.
If the objective of the compaction is to compute a March test with least number of operations only, a heuristic could be developed only to allow the best (most number of shared operations) compaction and the enlargement of the solution space is avoided. The PMT compaction algorithm computes the cost of each possible compaction configuration as the total number of operations in the PMT prior to the compaction minus the number of operations in the PMT postcompaction. Then, it selects the configuration with the lowest cost and therefore only one possible compaction configuration is used for each adjacent PMTs.
VIII. EXPERIMENTAL RESULTS
The proposed framework has been implemented using Lex and Yacc and C programming language on a PowerPC 250T with AIX 4.2 operating system. A language to allow the specification and handling of complex memory faults has been developed. The details of the language and the implementation of the proposed framework are described in Appendix A.
To examine the computation time of our proposed framework, we defined three different memory faults with different characteristics. The first memory fault MF consists of stuck-at and two-coupling faults. The second memory fault is basically the same as the first one, however, requires a read operation after any up or down transition sequence. This read operation could be used to continuously change the value of the read buffers and therefore depending on the design of the sense amplifier stuck-open faults could be detected. Furthermore, the response of the memory cell after each transition is also sampled immediately which could be useful for describing transition faults. This fault is called . The last memory fault MF is a two-coupling fault that only occurs in both aggressor-victim and victim-aggressor configuration. For example, PMF and PMF occur together in the memory. Therefore, detection of either of these PMFs is a sufficient condition for the detection of the memory fault.
We have generated March tests for these three memory faults and have summarized the results in Table XIII . The first column is the name of the memory fault, the second column is the number of the compacted expanded memory faults, the third column specifies the number of compacted March tests generated, the fourth column presents the number of operations for the compact solution and the last column contains the time to generate the solution in seconds. In the first two memory faults, MF and MF , there are not any OR relationship and therefore only one memory fault is generated. A total of 6561 compacted March tests were generated in less than 4 min. Our objective has been to find the shortest (least number of operations) and most symmetric (in any form) March test. The best solution has 10 and 23 operations, respectively, and both are in the form of March C-. In the case of MF due to the OR operation between PMFs a total of 16 compacted memory faults have been generated. Detection of each compacted memory fault is a sufficient condition for detection of MF . Since the number of PMFs in each compacted memory fault of MF is less than the previous two memory faults, and considering the fact that each PMF has at least three corresponding PMTs, the number of generated compacted March tests are only 1256. The compact solution for this memory fault has six operations with a structure similar to March C-.
For the first and third memory fault, the method proposed by van de Goor [8] requires a transition tree of arbitrary size MaxLev to be generated. Every path in the transition tree should be traversed and a path from the root to one of the leaves that contains the required excitation transitions and observation operations is a test. If the value of MaxLev is not chosen large enough the tree is short and does not contain the necessary excitation transitions and observation and therefore the process has to be restarted with higher MaxLev value. In addition, the entire transition tree has to be examined and the search cannot be limited to the solution space which makes the run-time high. Our method finds the solutions, if one exists, in one pass. The second memory fault requires additional read operations for the memory fault to be detected. This type of memory faults cannot be detected by the method described in [3] 
IX. CONCLUSION
The detailed description of a framework for automatic generation of March tests has been presented. In the proposed framework, the memory arrays are described in terms of PMFs. The described method expanded and compacted the target MAF. All CPSs for the compacted MAF are extracted from the computed transition matrix. CPSs are compacted and then a primitive March test is generated for each of them. A scheme to generate and compact the generated March tests for the target MAFs has been described. Based on the application, the most suitable (least number of operations or most symmetric) March test is selected.
The proposed framework has been implemented and used to generate March tests for three different types of memory faults. March tests are generated in seconds and minutes versus days.
Furthermore, the developed language hides the inherent complexities of the proposed method and allows automatic generation of the March tests. Considering the recent trends in the usage of complex embedded memories and the fact that custom memory faults are necessary to describe possible defects in these memories, the proposed framework can speedup the test generation process of the embedded memories.
APPENDIX A
A. Functional Fault Model
Opens and shorts between lines and transistors are two common defects in memory arrays. These defects can occur in memory cells, address decoder and read/write logic and can be modeled as single or multiple cell MAFs [3] .
1) Single Cell Memory Array Faults: Single cell MAFs are local to one memory cell. There are different kinds of single cell MAFs [11] . 1) SAF: The state of a cell is stuck at a specific logic value regardless of the operation performed on that cell. We use and to denote that for any operation the logic value of the memory cell is 0 and 1, respectively. 2) SOF: A cell cannot be accessed due to an open in the word line. The notation is used where could be a binary random value, the expected value, or the value of the last read operation, depending on the memory design and technology. 3) TF: A cell fails to undergo a or a transition. We use to denote a transition fault where zero is the final value of the faulty cell. The notation is for fault.
2) Multiple Cell Memory Array Faults:
In multiple cell faults, more than one memory cell is affected by the MAF. These types of faults can be modeled as coupling and neighborhood pattern sensitive faults. In this paper we concentrate only on coupling faults.
Coupling faults involve K cells [a coupling, a coupled and possibly one or more enable cell(s)]. An operation on the coupling cell causes the logic value stored in the coupled cell to change to a specified logic value while enabling cell(s) have a specific pattern. Different operations on the coupling cell and the behavior of the coupled cell define a number of coupling faults. Of the four types of coupling faults, namely, inversion, idempotent, state and disturb coupling faults, we use the first two types to illustrate our proposed framework. 1) Inversion coupling fault : an up or down transition of the coupling cell causes the value of the coupled cell to invert. Let denote that an up transition (down transition) of the coupling cell forces the value of the coupled cell to become the complement of its previous value. 2) Idempotent coupling fault : this coupling fault consists of and MAFs. We use to denote that an up transition in coupling cell forces the value of the coupled cell to 1. The others have similar behavior. Faults composed of one or more single and/or multiple cell MAFs are classified as unlinked or linked MAFs. Operator # is used to specify the link relation between two MAFs. Linked MAFs could be divided into three classes: 1) unrealistic linked MAF, 2) noninterfering linked MAF: where the effect of the components of the linked MAFs do not interfere with each other, and 3) interfering linked MAF: where the components could mask the effect of each other [3] .
B. Implementation of the Proposed Algorithm
The proposed method for generation and compaction is rather complex and involved. To reduce some of this complexity, we have developed a language for the hierarchical description of complex memory faults. The details of implementation of the complete transition sequences is also described in this section.
A language to allow the description of a memory array fault in terms of Primitive memory faults has been developed. This language is called memory fault description language (MFDL) and consists of two parts. In the first part, the symbolic name of the single memory fault is defined as shown in Fig. 3 . A two-level hierarchical paradigm is used to describe a memory fault in terms of its PMF components. In the first level, AND BLOCK, a set of faults that only have AND relation are defined while in the second level, OR BLOCK, each fault specified in the AND BLOCK (in the first level) is described in terms of one or more PMFs whose relation could be defined using an OR operator. The described two-level, AND BLOCK and OR BLOCK, hierarchical paradigm is shown in the upper and lower parts of Fig. 4 , respectively. The MFDL could be expanded to accommodate linked memory faults as shown in the section in italics in Fig. 3 .
In addition, although the complete transition sequences could be automatically computed from the excitation transition sequence, we have developed a language to allow the complete transition sequence(s) of each PMF to be described. This language is called complete transition sequence description language (CSDL) and enables the user to add any additional property that might be necessary for the detection of the PMFs. For example, detection of destructive read memory faults [7] requires reading a cell consecutive times or detection of data retention faults requires a delay of (time units) between two specific read operations. The grammar of CSDL allows specification of these information and is described as follows: ( 2-bit binary sequence 2-bit binary sequence , etc. The symbols in italics are optional. The first set of parenthesis combined with the first , where , specifies that the sequence in the parenthesis has to be repeated times. Symbol indicates that a delay of time is necessary between its left and right operations. Ar refers to auxiliary read operations in additional to any required read operations. This additional information expands the scope of the proposed framework to detect more complex memory faults. An example of CSDL is demonstrated in the top part of Fig. 5 .
In order to improve the run time of the proposed framework, the CSDL file is compiled into a primitive March test description language (PMDL) that contains the corresponding PMTs of the complete transition sequences. The PMDL is a library file that is generated from CSDL and is loaded in the framework. The framework automatically checks the date stamps between CSDL and the library file and initializes the regeneration of the library if the CSDL is newer than the library. Changes in the CSDL could be a result of addition of new PMFs or modifications to the existing PMFs. An example of PMDL (library file) is shown in the lower part of Fig. 5 . The symbols I0 and I1 indicate initialization sequence zero or one while symbols U, D, and E refer to address orders up, down, and either respectively.
In addition, once the library file is loaded, the MFDL file is parsed using Lex and Yacc and a fault list is generated. The fault model is compacted, if necessary, and then each PMF is directly linked to its corresponding PMTs in the library file. By performing a depth-first search all possible uncompacted March tests are computed and stored. Each uncompacted March test is evaluated for compression. There are many different ways to compact each March test and therefore all possible methods are examined without actually compressing the March test, however, the necessary information of the most effective configuration is stored. Once all possible configurations are examined, the stored information is used to perform the actual March test compression. This operation is repeated for all uncompacted March tests. At the end, a search on computed March tests is performed and the most suitable solution is selected.
